Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (81422)	11/29/1999 3:46:00 PM
From: Ali Chen	Read Replies (1) \| Respond to of 1574430

<AMD has NO CHOICE but to reduce the L2 cache speed on the new Athlons, because...> When designing Athlon, AMD HAS MADE A CHOICE to stay with industry-standard SRAMs, and not go against the industry and waste resources making their own. Therefore they CHOOSE a flexible backside interface to SRAMs allowing them to accomodate ANY off-the-shelf SRAM. ANY. It was a SMART decision. Intel was stupid by not thinking far enough and choosing the fixed 2:1 interface for their P-II. YOU ARE STUPID. PERIOD. As far as your typical FUD about so-called performance penalty, read on this: "As we discovered in our overclocking tests, changing the L2 cache divider on the Athlon to 1/3 didn't effect the performance of the Athlon too badly at all." anandtech.com Drop the subject, you inept stubborn nerd!

To: Tenchusatsu who wrote (81422)	11/29/1999 5:30:00 PM
From: tejek	Read Replies (1) \| Respond to of 1574430

Message #81422 from Tenchusatsu at Nov 29 1999 3:07PM RE <<<Ted, <So then, ten, you are admitting that intc does not always make smart decisions? Nah, I'd never admit that. ;-)>>> Why am I not surprised. RE <<<The point is that I'd hardly call any of these moves "smart decisions." Intel had NO CHOICE but to release a 600 MHz Katmai in light of the Coppermine delay. Intel has NO CHOICE but to push the P6 core against the Athlon, because Willamette isn't here yet. AMD has NO CHOICE but to reduce the L2 cache speed on the new Athlons, because Thunderwheels isn't here yet. In all three cases, there was no decision>>> Ten, I am not able to buy into these no choice situations....a while back I posted that I did not think that intc was acting in the best interest of its shareholders and this is one of the areas I was talking about. One of your no choice cases was that intc had to push the p6 against the athlon presumably for corporate ego and company pride....I say ego and pride because the truth is that intc was not going to lose very many dollars of income by being one speed grade behind AMD....chip demand is too great at the present time, intc has too many of the oems in its corner and AMD just does not produce enough 700 Athlons to present a real economic threat. But because of corporate ego, intc pushed and the result is lost income for both companies: income that they would have made had the increase in speed grades been spread over a longer period of time, lost credibiliy for intc in the industry and lost good will with its oems again for intc. And the worst part is that 733 cumines are as rare as a cd in the African bush. Did intc gain anything other than to massage its ego for about 10 minutes? Probably not. And frankly, this world is getting a little small for these ego moves. In the past they led to bloody wars where many were killed, and now they lead to bloody economic wars where too much income is lost....both are a waste. And who has the most to lose in this mess....the shareholder. I know that you will not be able to agree with any of this but I thought I would put it out there any ways. ted