Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (82463)	12/9/1999 2:34:00 PM
From: Pravin Kamdar	Read Replies (1) \| Respond to of 1584048

Elmer, K7 is yielding well, so AMD must know how to design and yield L1 cache. It seems that they have not figured out how to do the same with L2 cache. Maybe it's a similar problem that Intel had to fix with the cache on the Coppermine. At any rate it should worry AMD investors since adding large L2 caches IS on the roadmap and they have not demonstrated that they can build them. But, again, if AMD can figure it out, the power of the Athlon core will be unleashed and AMD will not be constrained by expensive off-chip L2 cache (as the 750 Mhz Athlon already is). Pravin.