Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Amy J who wrote (94463)	12/21/1999 5:41:00 PM
From: Tenchusatsu	Read Replies (1) \| Respond to of 186894

Amy, I'll answer this, <With all of this talk about Intel stumbling in delivering products, what's your summary on why this is happening?> I think what we're seeing right now is a combination of four factors: 1) 820 chipset delay from September to mid-November 2) Coppermine delay from September to late-October 3) Competitive pressure 4) Q4 buying season (which means #1 and #2 couldn't have come at worse times) The bad news is that all four factors just had to come together and create one heck of a short-term situation for Intel. The good news is that, save for #3, they are just temporary. Tenchusatsu

To: Amy J who wrote (94463)	12/21/1999 10:00:00 PM
From: Paul Engel	Read Replies (3) \| Respond to of 186894

Amy - Re: "With all of this talk about Intel stumbling in delivering products, what's your summary on why this is happening? Is it the result of pulling in dates? " There is no one single reason. Coppermine was delayed because of 1. Over-confidence - resulting in tape-out too late to account for any hiccups. And there were hiccups. 2. Early poor-performance signs on the Dixon QS were ignored. 3. A real process screw up on the first Coppermine lots accounted for the bulk of the speed issue and - the problem wasn't even ADDRESSED until about 2 months into the panic cycle - AFTER the delay was announced. The Camino issue was more of a learning problem - where Intel's engineering and validation of the Camino didn't encompass the entire range of variables that it should have. I attribute this to a learning process - for a new technology - and the learning process was painful. Again, the technology transition form SDRAM to RAMBUS was more challenging than most people anticipated - and certain areas were glossed over. Now - let's give Intel some credit. After not being able to get the Coppermine to run at the 600 MHz initial speed grade, they have recovered and are already shipping 800 MHz units - and from what I gather, further speed improvements are already in sight. Camino issues are resolved. PC133-capable Solano chip sets are progressing nicely and should allow Intel to meet this launch in Q1. In summary, Intel screwed up on many fronts. In perspective, Intel has recovered rather quickly from most of these screw ups, and ought to have addressed all issues by Q1/2000. The excellent execution on the MERCED/ITanium front - after an initial 6 month delay - is being totally ignored - by the AMDroids, by the Intel critics, and investors. Because this is not yet a shipping product, it doesn't offset the above mentioned negatives. Paul