Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Charles R who wrote (84286)	12/29/1999 1:35:00 PM
From: Paul Engel	Read Replies (2) \| Respond to of 1573848

Chuckles - Re: "By the way, heard anything negative from your contacts on Dresden? What is your current view on Dresden ramp? Does March sound right or are you hearing something else?" What I heard sort of jibes with Motorola's as yet non-participation in the Dresden fab. Motorola is looking to expand Wafer production - and Dresden/FAB 30 is not a current option. Guess what that implies ? Paul

To: Charles R who wrote (84286)	12/29/1999 1:43:00 PM
From: Y. Samuel Arai	Read Replies (3) \| Respond to of 1573848

According to JC's News: "Daiki knows of someone who chunked faster SRAM ("this Athlon is Athon500@835 with DDR-SRAM Full speed L2 :)") of some sort in place of the L2 on a 830MHz (overclocked) Athlon. Reportedly, the latency of the cache was 23 cycles. According to Daiki, performance with this was very fast, allowing the Athlon to outperform the Coppermine even in the "Athlon-killing" Super-Pi benchmark .... If this is true, it's very promising. The Thunderbird will have far superior caching compared to this setup, as the latency will be probably better than halved (and hopefully, the cache bandwidth will be improved, but even without that it should be fairly sweet). More on this later, I guess. :) " jc-news.com