Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (84348)	12/30/1999 12:10:00 AM
From: Petz	Read Replies (1) \| Respond to of 1572616

Elmer, the Athlon multiprocessing protocol does not use a "bus" that is managed by the CPU. Rather there are multiple point to point links between each processor and memory, and these links (or buses, if you prefer) are totally managed by the chipset, not by the CPU. Since management of the multiple links is not done by the CPU, but by the chipset, any lack of multi-processor Athlon systems is due to the lack of an SMP chipset, not because of your hypothetical "Athlon bugs." Petz