Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: kash johal who wrote (84969)	1/4/2000 5:38:00 PM
From: Elmer	Read Replies (1) \| Respond to of 1572349

Re: "Frankly the issue with the K6-3's methinks was the dumb cache design without redundancy giving poor yields. Hopefully AMD has learnt this lesson well." I think you meant to say without enough redundancy, as was claimed in an article published a few weeks ago. If true, and I think it is, this says that AMD does have problems with large integrated caches. In fact their defect density on sram arrays was worse then their models predicted. The low speeds achieved by the K63 also says they are having problems solving what are probably noise coupling issues, imho. EP