Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (85020)	1/4/2000 11:41:00 PM
From: kash johal	Read Replies (1) \| Respond to of 1572376

Elmer, Re:"I believe Kash is wrong about Willamette having RamBus channels, unless he is referring to the chipset, and I think you will all be surprised what other changes Willamette brings." Well I am sure you have much better contacts than me on Intel stuff. I had read somewhere that both Timna and Willamette were integrating the RDRAM memory controller onto the CPU to reduce latency - with dual channels on willamette for extra bandwith. So are you confirming that Willamette will Not have such a memory controller on chip and instead will use chipset based DRAM control. regards, Kash

To: Elmer who wrote (85020)	1/5/2000 9:14:00 AM
From: Cirruslvr	Read Replies (1) \| Respond to of 1572376

Elmer - RE: "I believe Kash is wrong about Willamette having RamBus channels, unless he is referring to the chipset, and I think you will all be surprised what other changes Willamette brings." Well, if the DRDRAM dependency is all in the chipset I bet Intel will have a back-up chipset to Tehama. But if Willy was designed to be used with Tehama, one would think any RAM other than DRDRAM would lower Willy's performance. Will you be surprised with what other changes Willy brings, or do you already know some of it?