SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: kash johal who wrote (85133)1/5/2000 12:47:00 PM
From: Tenchusatsu  Read Replies (3) | Respond to of 1572325
 
Kash and Paul, just to clarify things here, Timna will only have one RDRAM controller on the chip.

Tenchusatsu



To: kash johal who wrote (85133)1/5/2000 12:50:00 PM
From: Charles R  Respond to of 1572325
 
<WILLAMETTE has NO Rambus controllers in chip????>

I do not believe Wilamette will have any memory controllers on chip - at least in the first generation. I expect to see see memory controllers on the chipset. However, Wilamette will have large caches to keep the processor well fed.



To: kash johal who wrote (85133)1/5/2000 2:02:00 PM
From: Paul Engel  Respond to of 1572325
 
Kash - Re: "TIMNA has 2 Rambus controllers on chip????
WILLAMETTE has NO Rambus controllers in chip????"

That is my understanding.

Paul