SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Cirruslvr who wrote (86103)1/9/2000 12:15:00 AM
From: Process Boy  Read Replies (1) | Respond to of 1573824
 
Cirrus - <I'm no cpu person by a few million miles, but for one who know may be able to answer - since the cache is going to be double the size and at a very high MHz, will Intel have to raise its current low latency?>

I don't know the answers to your questions. Like you and Elmer, I am anxious to find out, assuming there is such a thing in the works.

PB




To: Cirruslvr who wrote (86103)1/9/2000 12:19:00 AM
From: Process Boy  Respond to of 1573824
 
Cirrus - <since the cache is going to be double the size and at a very high MHz, will Intel have to raise its current low latency?>

The thought occurs to me, that if the 1M / 2M cache Cascades products make it to market before any potential 512 Cumine, maybe we can extrapolate the answers at that time, which hopefully is not too far away.

PB


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News