Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Petz who wrote (87248)	1/14/2000 3:53:00 PM
From: Bill Jackson	Read Replies (1) \| Respond to of 1572987

Petz, So all Intel on chip cache uses that alternate mode and is really half the CPU speed?. That explains a lot. I wondered why Intel could make the 'full speed' on die cache and AMD can not. Obviously I am not a memory architecture specialist, but even I can see how important that cache is....we have the predatory CeleronA to make us ee that....it ate the P-II. All the Athlon now needs for a good long reign is the 'full speed' on die cache like the copperminus. Has anyone ever found out just why Intel is having trouble ramping the copperminus? On the face of it a smaller die and the number of fabs Intel has they should have been able to flood the channel?....instead we get a weak trickle. With $40 in hand can $50 be far away? Bill