Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Steve Lee who wrote (97185)	1/22/2000 6:51:00 PM
From: Process Boy	Respond to of 186894

Steve - <That begs this general question - If a MicroProcessor manufacturer were trying to increase the frequency of their chip with on die L1 cache, Is the MP or the cache the limiting factor that dictates the frequency ceiling for any given process?> That is a complex question, that I do not feel comfortable answering, since it is slightly outside my area of expertise. I defer to any one else who wishes to address this. Scumbria, et al, have speculated that the L2 cache implementation on Coppermine might someday limit its overall clock speed. I have some reservations on this argument, i.e., if Intel keeps ramping Coppermine MHz, the question is some what moot. PB