Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Bill Jackson who wrote (89141)	1/24/2000 12:39:00 AM
From: Process Boy	Read Replies (1) \| Respond to of 1573018

Bill - <Celron style SMP disabled.> The author states he doesn't know if SMP is disabled or not. Cumine FCPGA is a relatively new package. Although I don't know for sure, SMP on FC-PGA might just need to be validated. I will check into this, and if I can clear this up, I will. Why would Intel disable SMP on PIII's? Doesn't make sense to me. PB

To: Bill Jackson who wrote (89141)	1/24/2000 1:09:00 AM
From: Petz	Read Replies (2) \| Respond to of 1573018

Bill, re:<Daiki's info that FC PGA Coppermines might have SMP disabled> I'll let Process Boy find out whether the disabling is "for real" or just untested. But it does make sense to disable it so that server manufacturers are forced to use higher-priced xeon chips. I mean, a Pentium III Xeon 550 with 512K cache costs about $900. It will obviously be outperformed by a Pentium III 600E Coppermine at less than $400, the Coppermine supports SMP. The lower latency and faster bandwidth to the L2 cache of the Coppermine would vastly outweigh the over-hyped benefit of 512K vs. 256K. Petz