Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Kenith Lee who wrote (89881)	1/26/2000 10:22:00 PM
From: Process Boy	Respond to of 1570547

Kenith - <Yields are fine because the center of distribution (COD) is around 600.> You are wrong. PB

To: Kenith Lee who wrote (89881)	1/26/2000 10:23:00 PM
From: Process Boy	Respond to of 1570547

Kenith - As Buckwheat just pointed out, how does your theory explain the shortages of Intel's lowest MHz parts? Is the speed distribution "too high"? LOL. PB

To: Kenith Lee who wrote (89881)	1/26/2000 11:50:00 PM
From: THE WATSONYOUTH	Read Replies (1) \| Respond to of 1570547

Re: "Yields are fine because the center of distribution (COD) is around 600. This explains the lack of 750+." Based on what I saw from the overclocker sites, the center of the distribution at launch was perhaps 775MHz. Intel seems to be requiring at least a 10% guardband. So 806MHz would be needed to ship 733MHz. So a 775MHz center may not yield many 880MHz (ship as 800MHz) My guess is that they only recently cranked down on channel length perhaps 100A and the center of the distribution is now around 880MHz. Until these parts come off the line, 800MHz parts will be very scarce. If this scenario is correct, it means that Intel was just being too conservative with the channel length target. If this process/design gets them to a shippable 1GHz (1.1GHz with guardband), then there should not be any yield degradation at 880MHz. They simply did not have an aggressive enough initial channel length target to get a high enough percentage of 800MHz shippable parts. Period. This error opens up short term opportunities for AMD. THE WATSONYOUTH.