Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Kenith Lee who wrote (90307)	1/28/2000 7:23:00 PM
From: Process Boy	Read Replies (1) \| Respond to of 1573221

Kenith - <Why don't you tell us exactly what the speed will be? Don't tell me that you can't because Intel is watching. You already gave enough clues that Intel police can catch you if they wish. They won't because you are their pay mouth piece on SI.> I'm in nobody's pay to be on SI. I have never been approached by Intel management, or by anybody else from Official Intel, regarding my posting activities here. With regard to your specific question, I can't answer it. Take that for what you will. I don't really care. Flame away. PB

To: Kenith Lee who wrote (90307)	1/28/2000 7:48:00 PM
From: Ali Chen	Read Replies (1) \| Respond to of 1573221

Kenith, <Why don't you tell us exactly what the speed will be?> Because he has no clue. Technically. What would you expect from a fab "boy" working 3-rd shift, as it hints from his own post: Message 12714520 How much can you learn from chats in smoking room? :) Again, if someone sees/packages lots of wafers from production lines, it does not mean that he knows results of bin split, right? So, get easy on him... And you are asking him about topology of clock domains on a processor that was attempted for re-design probably several times since initial introductory date, somewhere in 1997... Maybe even the key designers don't know anymore what their timing target is? Moving target... On the other hand, the target timing for targeted process may be known only for a chief architect (and his boss). Throw in uncertainties with chip layout, RC delays, huge (apparently) on-chip caches, more execution units, associated buffers and bypasses, with more and more transistor budget, with high possibility to hit power dissipation limits, with possible inability of current software tools to accurately model all this transistor /interconnect budget, etc, etc... You now the picture...