Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: kash johal who wrote (91637)	2/5/2000 12:07:00 AM
From: Process Boy	Respond to of 1577987

kash - <Bottom line is as long as it doesn't effect overall DPW it may not matter.> .....................................[you are experiencing the sound of PB in silent appreciation of somebody who can evidently "see the forest from the trees"]......................................................................................................

To: kash johal who wrote (91637)	2/5/2000 9:59:00 AM
From: Dan3	Respond to of 1577987

Hi Kash, Thanks for your (perhaps elsewhere directed) answer to the question I posted earlier. Regards, Dan PS - In a slightly perverse sense, this might even be construed to be a benefit. The Intel and AMD marketing departments come up with these grandiose market segmentation schemes offering many performance grades, then most chip processes seem to yield 2 or three speed grades resulting in whole lines of downbinned chips (that are prime targets of overclockers). Perhaps there is value in a process that yields significant quantities of both slow and fast chips!