Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (91660)	2/5/2000 12:49:00 AM
From: Process Boy	Read Replies (1) \| Respond to of 1578138

Elmer - <What isn't a rumor is that Intel has been manufacturing HP processors with 1.5Meg on-die cache for over a year now. Apparently Intel has no such problems manufacturing huge on-die caches. If a company (AMD?) is running their process on the ragged edge you would see two clear signs. #1 they would have to jack up their Vcc to get it to higher frequencies and #2 you would see higher standby or static currents due to sub-threshold leakage currents. This appears to be what the rumors are reporting.> Yes. Intel and on-die caches do seem to go good together. This is not an accident. A lot of attention goes into process interaction vs. minimum design rule (the cache) in the development stages of the process(es). I believe an Intel SRAM test vehicle will be featured at next week's ISSCC. PB