Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Cirruslvr who wrote (91744)	2/5/2000 6:59:00 PM
From: milo_morai	Read Replies (1) \| Respond to of 1577194

Touche' Cirruslvr. I like it when you sling MUD back in their face. Milo

To: Cirruslvr who wrote (91744)	2/5/2000 9:34:00 PM
From: Tenchusatsu	Read Replies (2) \| Respond to of 1577194

Cirrus, <Actually, Saturn V posted here that the MPR said the cache is half-speed.> I know MPR said that. I've seen the article. If I remember correctly (I don't have the article near me right now), they said it's technically a half-speed cache because a cacheline is transferred every other clock. They never said why, though. I contend it's a limitation in the P6 architecture. You AMDroids, however, assume the worst and think that Intel can't do full-speed on-die caches in 0.18u, which is absolutely false. Tenchusatsu