Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Charles R who wrote (91815)	2/6/2000 2:12:00 PM
From: Scumbria	Read Replies (1) \| Respond to of 1577133

Charles, Depends on your definition of "core", no? If you have a IF/scheduler that can parcel out multiple full speed instructions to the execution units then one could benefit from a cache that has the bandwidth to support these units. Especially in a "multithreading" kind of environment. In a multithreaded processor it would make more sense to have multiple instruction caches than to have a single cache trying to serve simultaneous address streams. Scumbria