Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: hmaly who wrote (92014)	2/8/2000 1:17:00 AM
From: Process Boy	Read Replies (1) \| Respond to of 1574790

hmlay - <Intel rep said that it would have been better with copper interconnects. Whos fibbing me here, you or your boss?> Do you have a link, or an exact quote of what was said, and who said it? Someone who would be considered my boss, actually has gone on record stating that Cu at .18 was not optimum for Intel: eet.com Copper is a more expensive technology, and the benefits at 0.18-micron line widths are not compelling, Bohr said. PB

To: hmaly who wrote (92014)	2/8/2000 1:51:00 AM
From: Process Boy	Respond to of 1574790

hmlay - <Whos fibbing me here, you or your boss?> Okay, I believe I know what you are referring to now: theregister.co.uk WIthout verifying the accuracy of that report, since the author didn't quote Mr. Green exactly, the Gentleman was most likely speaking of the design process, since this is a designers conference. I.e., it is easier to design a circuit without RC delays if you can use DR's for Cu. I would like to see an exact quote form Mr. Green before I commnent further, so I know exactly in what context he is speaking. Here are some of his exact quotes: The whole aluminium design had to be rerouted through the six layer aluminium layer, he said. "You need to make sure that your design is optimised," he said. "It's very easy to optimise incorrectly and to a point where you're limited by interconnect delays." He said: "We believe we've done this without using any compression by using aluminium -- the engineering factor was barely insubstantial. The key features of this process are in generating very thin gate dialectrics, and they've done it again -- I'm not quite sure how they [Intel[process guys and gals :-)]] have done it." In short, he said, the transistor technology enables us to have a manufacturing design in the gigahertz domain. "The result is a synergy of three engineering disciplines", he added. "This is a very provable aluminium technology with good yields," he said. "We will have a 1GHz design and it will manufacture. This will ship in volume this year." PB