Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (92571)	2/11/2000 6:35:00 PM
From: Kevin K. Spurway	Read Replies (1) \| Respond to of 1573221

Re: Kevin, I posted a link to AMD's press release and there was no mention of 128K L2 cache size. Perhaps you can point out where you see it when I can't? If you still can't find it there where you claim it to be, I will just consider this a careless mistake and in no way reflects on your character." I think you can consider it a logical deduction. I believe we've been told that there are Athlon two cores in the works which have on-die L2. One, the Spitfire, is supposed to have 128k. The other, the Thunderbird, has more (i.e. is the high end chip). Therefore, I concluded that the chip they demo'd, with on-die L2, had at least 128k. Do you suppose they designed a third core variant with 10k of L2 just so they could run this demo? Here is confirmation that the demonstrated chip was a Thunderbird core. zdnet.com Kevin