Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Charles R who wrote (92757)	2/12/2000 3:59:00 PM
From: Tenchusatsu	Read Replies (1) \| Respond to of 1573766

Chuck, <Are you choosing to ignore the possibility that this could be a victim cache and the 4:1 ratio is meaningless?> As if a "victim cache" is trivial to implement. Seems that, at least for T-bird, AMD wouldn't want to risk slipping the release schedule by changing the cache protocol from normal L1:L2 to victim cache. Spitfire could be a different story, however. Maybe there are some "features" in the Athlon core that allow the L2 cache to become a "pseudo-victim" cache of sorts, such as changing the associativity between the two levels, etc. But a full-blown victim cache isn't as easy as you think, plus it does have some rather different performance characteristics. Tenchusatsu