Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Dan3 who wrote (92790)	2/13/2000 12:09:00 AM
From: Scumbria	Read Replies (1) \| Respond to of 1573895

Dan, I remember reading that the Athlon's on chip L2 cache would be a 16 way cache, and being somewhat surprised by that fact - while my recollection is that the L1 is still 2-way. If that's the case, the L2 shouldn't duplicate more than an eighth of the L1 (worst case scenario)) - maybe that would qualify as a psuedo-victim cache. Actually if that were true, the entire L1 would be duplicated in the L2 and 128K would be wasted. It would definitely not qualify as a victim cache. In fact it would be quite the opposite. Scumbria