Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: semiconeng who wrote (99015)	2/14/2000 6:53:00 PM
From: Elmer	Respond to of 186894

Re: "Since Elmer has stated that he lives in the area, and since there is a poster in the lobby that he can see, I invite him to do so." I am very willing to be wrong here, I just want you to consider that it might mean total to date. It might not be clear from the poster itself. EP

To: semiconeng who wrote (99015)	2/14/2000 7:11:00 PM
From: Process Boy	Respond to of 186894

semicon - <Point taken. I know that F12 has Wafer Sort on-site, but there is no Assembly/Test. I'm sure that there will be losses during the "C4 Bump Assembly", and probably more losses at "Burn In", and more losses at "Final Test". I doubt that all of those 1,000,000 die will make it past those 3 steps in the process.> I bet the poster refers to dies shipped from the fab, INCLUDING C4, out of wafer sort to Assembly. I'm tending to believe your interpretation, IMO, but I am not in a position ot verify it. PB