Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Process Boy who wrote (93465)	2/16/2000 1:27:00 AM
From: Scumbria	Read Replies (1) \| Respond to of 1571091

PB, However, lets say for example that the data transfer occurs as Dan and Anand say, at the rise and the fall of the clock. How would you characterize the speed of the Integer unit? Everybody does data transfer at the edge of the phi1 and phi2 clocks. A typical TLB/cache configuration does the address translation in phi1 and the tag lookup in phi2. Nobody has ever been obtuse enough to describe this operation as 2x the clock speed however. Intel marketing needs to get a grip. I'll repeat what I said earlier. There is no way that any significant chunk of logic in Willamette is running at 3 GHz. Scumbria