Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: milo_morai who wrote (93946)	2/17/2000 9:31:00 PM
From: Tenchusatsu	Read Replies (2) \| Respond to of 1571763

Milo, <Is it true what Ace speculates that Willamette is Double-pumped, so there is no 3.0Ghz just like you suggest with DDR.> I doubt it. This isn't a source-synchronous data bus we're talking about here. This is an integer execution unit. It doesn't work that way. I'm told by a Willamette guy that the "Fireball" core (as it's internally called) does indeed run at 3.0 GHz. I'm assuming this allows for faster execution of a string of instructions which are affected by RAW hazards (i.e. the next instruction depending on the results of the previous one). And my assumption is that RAW hazards occur a lot, even with all of the out-of-order execution. Tenchusatsu