Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Pravin Kamdar who wrote (94097)	2/18/2000 1:36:00 PM
From: Tenchusatsu	Read Replies (1) \| Respond to of 1571001

Pravin, <The ten stage pipe processor completes an instruction in ten cycles, at a rate of 100 million instructions per second. The twenty stage processor completes an instruction in 20 cycles, at a rate of 75 million instructions per second.> 75 million instructions per second is the rate of a Pentium Classic running at 75 MHz. You forget that instructions are pipelined. It's not just one instruction being sent through the pipeline at a time. Rather, it's one instruction right after the other. Or here's another way to look at it. A Power PC G4 has a five-stage pipeline (I think). Given that it runs at 500 MHz, then according to your logic, a 500 MHz G4 is just as powerful as a 1 GHz Athlon. And you know that's bogus. Tenchusatsu

To: Pravin Kamdar who wrote (94097)	2/18/2000 4:27:00 PM
From: Joe NYC	Read Replies (1) \| Respond to of 1571001

one with a ten stage pipe operating at 1 GHz and one with a twenty stage pipe operating at 1.5 GHz. The ten stage pipe processor completes an instruction in ten cycles, at a rate of 100 million instructions per second. The twenty stage processor completes an instruction in 20 cycles, at a rate of 75 million instructions per second. I don't follow. What is it about a 20 stage pipeline processor that would prevent it from issuing instructions at the same rate as 10 stage pipeline processor (under ideal conditions)? Joe