Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (94215)	2/19/2000 2:03:00 AM
From: Scumbria	Respond to of 1571039

Ten, The only advantage I can see to the fast ALU is that pipeline bubbles are reduced in latency. This is certainly worth something for performance, but does not justify the claim of 3 GHz. There really isn't any major risk from an engineering point of view, because it is just combinational logic which resolves in a half cycle. The claims of 3 GHz are very misleading, and shouldn't be interpreted in any way other than marketing hype. Scumbria

To: Tenchusatsu who wrote (94215)	2/19/2000 10:49:00 AM
From: hmaly	Read Replies (2) \| Respond to of 1571039

Tench and Scumbia RE...<<<<<<I'm sure Intel has their reasons for implementing a 2x ALU. I doubt it would just be for marketing purposes, since having any part of the chip running at an insane 3.0 GHz is a BIG risk indeed. Tenchusatsu >>>>>>> Do you realize that Intel can write some special compiler taking advantage of this feature, which will create a world class benchmark and Elmer will be bugging us about this every other post for the next ten years.