Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Dan3 who wrote (95339)	2/27/2000 12:54:00 AM
From: Tenchusatsu	Read Replies (2) \| Respond to of 1576975

Dan, I think I understand your reasoning here, but I don't think it's much of a big deal if Coppermine's L2 cache is similar to Willamette's L2 cache. On-die L2 caches are quickly becoming a de facto standard anyway. All future processors, whether from Intel, AMD, Compaq/Digital, Sun, or IBM, will have on-die caches. Yes, Intel got to on-die cache first, and yes, AMD will take away that advantage with Thunderbird. But then Intel will get to 20-stage pipelines first. What will AMD have after that? Tenchusatsu