SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?


To: Charles Tutt who wrote (100076)3/1/2000 2:22:00 AM
From: dmf  Respond to of 186894
 
Good news for Rambus and Intel, from the Rambus thread:

It will be interesting to see what else comes out of the Rambus Memory Solution Forum 2000.
Anybody attending?

dmf

TUESDAY, FEBRUARY 29 2000 9:13 PM EST
YOKOHAMA, Japan, Feb 29, 2000 (BUSINESS WIRE) --

Tessera's Widely-Used CSP Technology

Adopted by Rambus DRAM Manufacturers Tessera(R) Inc., the industry's leading provider and licensor of
chip-scale packaging (CSP) technology, today announced a new manufacturing process that will drastically reduce
the package assembly costs of Rambus(R) DRAMs and other integrated circuits.

Tessera is unveiling its CSP cost reduction roadmap at the Rambus Memory Solution Forum 2000, taking
place here March 1 and 2 at the Shin Yokohama Prince Hotel. Tessera's Zinger 4.0 process, a key element
of the roadmap, is now in production and available to Tessera licensees worldwide.

"The introduction of the Zinger 4.0 process is a key element in reducing the cost of assembling Rambus
DRAMs,"said Bruce McWilliams, president and CEO of Tessera. "Since Tessera's CSP technology is used
by RDRAM manufacturers, the new process and Tessera's future cost reduction efforts will continue to
help drive industry adoption of Rambus technology by further improving its affordability."

Tessera's widely-used CSP technology is Rambus' reference package for RDRAM(R) devices because it is a
high-performance, cost effective solution for high-speed data transfer between Rambus-compatible devices.
Rambus' high-speed interface technology has already been adopted by industry leading computer and
consumer companies, and the combination of Tessera's and Rambus' cost reduction efforts will help
accelerate and broaden worldwide adoption.

One particularly large market for Rambus technology is the consumer electronics market, dominated by
leading Japanese companies. Rambus DRAMs incorporating Tessera's CSP technology are used in the Sony
PlayStation(R)2 game console, and are expected to proliferate in other gaming platforms, digital TVs,
set-top boxes and other applications that require high bandwidth memory interfaces.

Tessera's new Zinger 4.0 process reduces the assembly costs of RDRAMs and other (mu)BGA packages by more
than 50 percent over existing processes. The new process achieves these savings through a variety of cost-cutting
measures, including more efficient use of the tab tape, the development of a new injection process, new automatic
equipment for tape conversion, and improved equipment utilization.

Combined, these actions reduce the amount of materials, length of time and number of steps needed for the
(mu)BGA assembly process.

"Tessera's high performance CSP technology helps meet the electrical performance required for the high
bandwidth of RDRAMs," said Dr. Frank Fox, vice president of the memory, Architecture, and Technology
Division at Rambus Inc. "Tessera's CSP cost reduction efforts will go a long way in helping to drive down the
cost and accelerate the adoption of Rambus technology."

Tessera recently announced the next step in its cost reduction roadmap -- next generation WAVE(TM) (Wide Area
Vertical Expansion) CSP technology. (Please see the WAVE release dated February 29.)

About Tessera Inc. Tessera is the leading developer and licensor of chip-scale packaging technology to the
semiconductor industry. The company's technology sets new standards in performance, reliability, size and cost,
and is ideal for high performance and space-constrained applications such as wireless handsets, PCs, game
consoles and other devices used to communicate and access the Internet.

Tessera's flagship CSP technology, the (mu)BGA package, has been adopted as the de facto standard for a number
of semiconductor applications.

Tessera currently licenses its advanced packaging technology to over 30 assembly and semiconductor companies,
including Amkor, ASE, AMD, ChipMOS, ChipPAC, EEMS, Hitachi, Hyundai, Infineon, Intel, IPAC, LG, Meicer,
Mitsui, Samsung, Sharp, Shinko, Sony, SPIL, ST Microelectronics, Texas Instruments and Toshiba. Tessera is
based in San Jose, Calif.

Additional information is available at www.tessera.com

. Note to Editors: Tessera, (mu)BGA and the Tessera logo are registered trademarks of Tessera, Inc. PlayStation
is a registered trademark of Sony Computer Inc. Rambus and RDRAM are registered trademarks of Rambus Inc.
All other brand and product names may be trademarks of their respective companies.

Copyright (C) 2000 Business Wire. All rights reserved.



To: Charles Tutt who wrote (100076)3/1/2000 9:30:00 AM
From: SisterMaryElephant  Respond to of 186894
 
Charles,

<Sun asserted all along that it was committed to the project; I never have understood what Intel's beef was.>

We may never know the exact reasons. But IMO, what is significant about the Sun announcement is that it seeks to reassure customers. Whatever Intel's motives, Suns customers must have been concerned by Intel's comments, enough it seems, for Sun to publicly issue a press release. If anything this demonstrates the commitment by customers to make Intel platforms succeed in the i32 and i64 enterprise world. After all, Sun could simply have reasserted its support by not mentioning "customers desires" for the Intel platform. Anyway, it seems like an interesting development.

Regards,

SK



To: Charles Tutt who wrote (100076)3/1/2000 12:10:00 PM
From: Paul Engel  Read Replies (1) | Respond to of 186894
 
Charles - Re: "Sun asserted all along that it was committed to the project; I never have understood what Intel's beef was"

Asserted ALL Along ?

When and where was the PREVIOUS assertion - PRIOR to Intel's IDF ?

Paul