SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: steve harris who wrote (97003)3/6/2000 1:04:00 AM
From: SteveC  Read Replies (1) | Respond to of 1578731
 
It's going to be ugly for Intel when Dresden ramps up. Do you think most people will know/care about the cache? Plus, the price point for the chip is fantastic. If you have $2,000 for a PC, you probably have an extra $1,000 and the temptation to get a 1GHz chip is going to be too much for many people.

From Anand's review:

Athlon Magnolia 1GHz Specifications

ú 22 million transistor AMD K75 0.18-micron core

ú 1000MHz/1GHz clock speed ? 10.0x clock multiplier

ú 128KB on-die L1 cache running at core speed

ú 512KB external on-card L2 cache running at 1/3 core speed
(333.33MHz)

ú 242-pin Slot-A EV6 CPU Interface running at 100MHz DDR
(effectively 200MHz)

ú 1.80v core voltage

The Magnolia is the major release here. While it is not much
different than the previous two CPUs, the simple fact that it runs at
1GHz is what makes it so special. Just three months ago we had
to cool the Athlon down to ?40C in order to get it to run at 1GHz,
and now we have an air cooled part running at just that frequency.
That alone is impressive to say the least.

The 1GHz Athlon also suffers from the crippling of the 1/3 L2 cache
multiplier that keeps its L2 cache running at about 333MHz which
is just slightly slower than the 850?s 340MHz L2.

So to those that may have been expecting otherwise, the 900, 950
and 1GHz Athlons are not based on the new Thunderbird core we
have been waiting for and still use an external L2 cache.