Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (98397)	3/14/2000 12:44:00 PM
From: Ali Chen	Respond to of 1572711

<it has been my observation that 1 or more process shrinks is a normal course of events> Your observation is indeed correct as worded. However, I would strongly advise you to pay close attention to words "normal course of events". Inability of Intel to yield any significant quantities of Cumines at 750+ MHz is apparent and clearly cannot be endorsed as "normal course". Therefore the normal shirnkage is not applicable to already botched gates. <I would venture a guess that the Willamette shown a few weeks ago was done on Intel's earliest version of their .18u process because that would have provided the most process data for timing analysis.> I would hazard a guess that you have no foggiest idea about the matter. The Williamena uses entirely new design techniques ("domino logic") in their so-called "1.5GHz" part of the chip, and nor the timing data or transistor's features have no resemblance nor relations to design limitations inherent to the Coppermine. <Shouldn't the same apply to CuMine?> Summing the above, no, it should not.