Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Pravin Kamdar who wrote (98714)	3/16/2000 12:37:00 PM
From: Scumbria	Read Replies (3) \| Respond to of 1570981

Pravin, if Intel had left the ALU at 1x, they would have a much easier time of scaling the whole chip up to 2 Ghz and beyond. But, at 2 Ghz, the ALU is at 4 Ghz. Do you see this as a limiting factor? It is possible that 1/2 cycle ALU is out of balance with the rest of the pipeline, but I doubt it. However, if the ALU is the critical path, it will indeed be the limiting factor for MHz. Clock skew is not an additional issue with the ALU, because it runs off the same clock as the rest of the design. It simply completes it's operation in one phase of the clock. Scumbria