Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Hans de Vries who wrote (98814)	3/17/2000 2:52:00 PM
From: Scumbria	Read Replies (1) \| Respond to of 1571405

Hans, Thanks for the Willy ALU information. If the only operations that complete in one phase are simple logic operations, the phoney baloney 3GHz marketing at IDF is even more objectionable. I'm amazed that Intel would even have mentioned it. Scumbria

To: Hans de Vries who wrote (98814)	3/17/2000 6:32:00 PM
From: Daniel Schuh	Read Replies (1) \| Respond to of 1571405

Hans, this brings up a puzzle I noticed in the Willamette software developer's guide, the link was posted here around IDF time with all the hype. From Section 4.2. 4.2. NOTABLE DIFFERENCES BETWEEN THE WILLAMETTEAND P6 FAMILY PROCESSORS The following sections highlight some notable differences between Willamette and the P6family processors that affect code performance. 4.2.1. Code Selection ? The decoder template restrictions found in the P6 family processor no longer apply with the Willamette family processors. ? Shifts are relatively much more expensive in Willamette family processors, and multiplies are somewhat more expensive. My own reading of that little tidbit is that slick Willy doesn't have a barrel shifter, and that you're perhaps being quite optimistic about the cost of shift instructions there. I'd guess it's really a cycle per bit shifted, i.e. a<<3 is three cycles at least. Just a guess, though. Cheers, Dan.