Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Synopsys (SNPS) Steady long term growth -- Ignore unavailable to you. Want to Upgrade?

To: Spartex who wrote (182)	3/19/2000 11:05:00 PM
From: KevRupert	Respond to of 227

Thanks Quad-K. Interesting info. You've managed to make me busy for the next few days researching ment! :) I like the industry, the growth prospects, and the current valuations. I think we may make some cash! Talk to you soon. ad

To: Spartex who wrote (182)	4/20/2000 3:21:00 PM
From: tech101	Respond to of 227

SVG sales jump 233% to $204.6 million; tool orders reach record high Semiconductor Business News (04/20/00, 01:51:45 PM EDT) SAN JOSE--Silicon Valley Group Inc. here today reported a 233% increase in sales to $204.6 million in SVG's second fiscal quarter, ended March 31, compared to $61.5 million in the period last year. The supplier of lithography and other wafer-processing tools posted a net income of $11.6 million, or $0.32 per share, in the quarter vs. a net loss of $18.0 million, or -$0.55 per share, in the period last year. SVG smashed Wall Street's consensus for earnings per share, which according to First Call/Thomson Financial, was at $0.20 per share. SVG said it had record orders of $305.7 million in the quarter and a book-to-bill ratio of 1.5-to-1. Bookings were up 49% from $205.0 million at the end of the previous three-month period, according to the San Jose equipment supplier. "The company is responding to the challenges of the upturn in the semiconductor equipment industry," said Papken S. Der Torossian, chairman and CEO of SVG. "Profitability continues to improve and orders received for the quarter were at an all-time-high. As part of the quarter's order rate success, the lithography operation expanded its customer base of the high numerical aperture 193-nm product to include two high volume producers of memory products, as well as a new customer for its .6na 193 product," he said. semibiznews.com

To: Spartex who wrote (182)	4/20/2000 3:23:00 PM
From: tech101	Read Replies (1) \| Respond to of 227

Synopsys unveils synthesis technology to improve FPGA design cycle Semiconductor Business News (04/19/00, 10:37:42 AM EDT) MOUNTAIN VIEW, Calif. -- Synopsys Inc. here today released a new technology for FPGA synthesis that it said dramatically reduces the design cycle for multimillion-gate devices. Block-Level Incremental Synthesis (BLIS), released as part of both FPGA Compiler II and FPGA Express version 3.4, was developed in partnership with Xilinx Inc. BLIS will also be available exclusively to Xilinx customers for nine months in the next version of the Xilinx Foundation Series software release. "This is a groundbreaking incremental synthesis technology which enables the designer to quickly implement late arriving design changes, without having to re-synthesize the entire design, and potentially save weeks of design re-work," said Jay Michlin, Synopsys' vice president and general manager of the FPGA business unit. BLIS allows FPGA designers to modify and re-optimize individual blocks in a previously routed design, export these re-optimized blocks as distinct and separate netlists, and execute a guided place-and-route only on the modified sections of the previously routed design. It automatically recalculates timing across the entire design, including taking into account the unmodified portions of the design. Users no longer have to re-synthesize the entire chip, repeat a full place and route, and conduct complex manual re-optimization of the design. "With the increase in the FPGA densities and intense time-to-market pressure, often design implementation and verification are performed in parallel, resulting in design changes late in the design cycle," said Rich Sevcik, senior vice president of service, IP solutions, and software at San Jose-based Xilinx. "This new methodology enables late-stage design modifications while maintaining the timing for the remaining portion of the design. BLIS is an indispensable capability for designers." Synopsys is also offering FPGA Compiler II and FPGA Express 3.4 with significantly improved timing accuracy for Altera Corp. APEX 20K devices. "There is a dramatic increase in correlation between the post-synthesis and post-place-and-route timing when using FPGA Compiler IIand FPGA Express version 3.4 to target Altera's APEX 20K devices," said David Greenfield, Altera's director of development tools marketing and product planning, based in San Jose. Block Level Incremental Synthesis technology is available now directly from Synopsys and will be integrated into the next generation of Xilinx Foundation Series software due this quarter, and starts at $1,995. semibiznews.com