Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (102518)	4/6/2000 1:19:00 AM
From: Charles R	Read Replies (1) \| Respond to of 1575859

Scumbria, <Are you referring to the IPC from synthetic benchmarks that run out of the L1 cache like Dhrystone?> Not quite Dhrystone but some of the usual benchmarks that we see being tossed around. <If so, Willy will probably be somewhat lower. For system level benchmarks which actually access DRAM, I expect that the IPC will be similar to Athlon.> Would this be true if you assume Athlon will be running with more functional units and is aided by a larger cache (say 512K) and DDRAM compared to Wilamette with fewer functional units and possibly smaller cache (256k) and DRDRAM? Also, to go into a little bit more detail: Do you not expect an architecture with additional functional units to benefit more from a fairly deep reorder unit and high bandwidth on board cache? (this compared to the current generation products where the additional functional units are clearly not paying off) Chuck