Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : e.Digital Corporation(EDIG) - Embedded Digital Technology -- Ignore unavailable to you. Want to Upgrade?

To: bob who wrote (12106)	4/7/2000 12:21:00 AM
From: bob	Respond to of 18366

Another informative post by doni on RB explaining the two types of flash memory... and how MicroOS relates to them. memory all should study this material repost I fix the tags When others start questions on the board about current devices with flash memory, the arguement must be presented true to form as follows there are 2 types of flash memory Dual voltage Flash and single voltage Edig deals with the state of the art single voltage. =================================== 1 my first post Read and understand notes flash memory: The bulk of Flash memory usage is in code storage applications. Major Flash vendors that focus on these applications support two fundamentally different architectures. These are dual and single power supply (or voltage) Flash. Single voltage devices come from AMD, Fujitsu, Hyundai, Atmel, and others. Dual voltage Flash is offered by Intel, Sharp, and others. Dual voltage devices have separate power supply pins to support normal read operation (VCC) and for programming and erasing (VPP). Typically, the VPP voltage is higher than VCC because program/erase is a high voltage operation internal to the Flash device. In SmartVoltage devices, a selection of VCC and VPP voltages are available for a single device. On the other hand, a similar Flash device based on the single power supply architecture uses internal charge pumps to generate the high voltages required to program and erase data. Single voltage Flash with VCC as low as 1.8 volt is available today. These devices do not require a VPP pin at all. In fact, there is a growing trend toward single power supply solutions across all different memory and logic technologies. The dual voltage solution, barring a major application advantage, is waning across the industry. In the Flash arena, as in others, the single power supply solution is technically preferred. =============================== My secound post Flash memory: Dual voltage Flash has a simple way to initiate write and erase commands. However, single voltage chips use a complex software scheme to enable write and erase operations. Part of this algorithm's job is to prevent the device from executing a spurious write. To deal with these spurious writes, manufacturers of dual voltage devices recommend the use of external circuitry, which incurs additional engineering time and cost. =================================== With a little help from Jimee11 and EDIG Flash memory can be erased electrically with densities that are competitive with that of EEPROMs. These flash memory designs can be erased through the system logic voltage. Remember, in the patents for the MicroOS, it specifically states that the MicroOS manipulates flash memory through read/write sequences of non-ordered memory blocks. Flash memories are block devices so they are erased and programmed at the block level. What the MicroOS is designed to do is erase a sequence of blocks in flash memory, then write to that block with the updated content - contiguous or non-contigous. This process is MUCH MORE COMPLICATED than erase/write to an EEPROM device. The MicroOS manipulates two algorithms within these divices - Embedded Erasure and Embedded Program. As the MicroOS needs to erase/write to flash memory, these two respective algorithms are called to implement the functionality. These algorithms generally are implemented in a 6 bus-cycle process. What is the key aspect that programmers and engineers desire when updating flash memory? Protection from the loss of power. The device needs to be protected in case a power outage hits during a program upgrade. Essentially, the flash program that is being upgraded is moved to the boot block where the system always hhas the ability to download a new control program, even if the last update was interrupted by a power outage. The MicroOS ensures that these procedures function without difficulty. How? The MicroOS ensures that address fields are stored correctly for the flash memory locations of data, program, and control. Does all this seem complicated? Good. It is complicated. Thats why Intel, IBM, Lucent, and Texas Instruments came to work with e.Digital. ============================================== What this comes down to EDIG has a patented technology to manipulate two algorithms within single voltage flash memory the one and only EDiggggggg THIS IS BIG HOLD VERY TIGHT TO YOUR FUTURE