Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (39661)	4/12/2000 10:50:00 AM
From: jim kelley	Respond to of 93625

Scum, DDR and RDRAM systems can be built which match each other bandwidth. Currently, the RDRAM single channel bandwidth is 1.6 GB/sec. In order for DDR to match RDRAM in bandwidth it needs busses which have twice as many traces. More traces mean more PCB layers which means more system cost. Latency is the time it takes memory to respond to a command. From a system's standpoint the bus turnaround time should be included in a discussion of "system latency. Because of program locality and data locality and the way in which cache memories are loaded when there is a cache miss, it is simple minded to equate memory component latency to system latency. All of these issues affect the measured system memory latency. Unfortunately, you have been treating the issue of latency in a very simple minded fashion in order to support your anti Rambus position. For further reading, try this link: toshiba.com :)