Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (107335)	4/22/2000 3:42:00 AM
From: Goutam	Read Replies (1) \| Respond to of 1572987

Joe, > Their more mainstream chip Mx (or Mxi?) with 6x86 core and 64K L1 never made it to the market because the whole chip did not scale. The chip that was supposed to scale well M3 or Jalapeno (not what via is selling now as Cyrix 3) was a great concept, but never made it out of the design center. > Based on very little but direct info I had in the past, (I think it was MXi) problems were mainly attributable to the (3D?) graphics integration. They never had the thing working in all graphic modes - different resolutions, refresh rates, etc. This is why I have doubts about Timna at high MHZ. < The approach I would like AMD to take, if they ever go in this direction is to integrate only the memory controller, nothing else. For a mainstream market CPU that will never be used in multiprocessing environment, this would provide optimum performance. > I agree. This is a low risk and less complex piece that can be easily integrated on the chip with the added benefit of reduced delays in the main memory interface. Goutama