SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: THE WATSONYOUTH who wrote (110885)5/15/2000 3:20:00 AM
From: Joe NYC  Respond to of 1578545
 
THE WATSONYOUTH,

At .13um, I think they will do 64MB SRAM with a 6T cell size of a little over 2um2. I wonder if it would be possible.

I don't know how many transistors it takes to build a DRAM cell, so I can't really compare. But wasn't there a problem with power consumption, something like SRAM needed a constant current to keep it charged, rather than a periodic refreshes of the DRAM?

Joe


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News