Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Cirruslvr who wrote (111616)	5/19/2000 12:13:00 PM
From: Scumbria	Respond to of 1572903

Cirrus, if the Tehama chipset has two DRDRAM channels that effectively double bandwidth of DRDRAM from 1.6GB/s to 3.2GB/s and Intel goes the MTH/MRH route by allowing PC133 SDRAM to be used with Tehama, does that mean there will also be two SDRAM channels which double bandwidth from 1.06GB/s to 2.1GB/s? I would guess that they would use two SDRAM/DDR channels to optimize bandwidth. If an MTH is used, the interface to the memory controller is unchanged- so two DRAM ports would still be present. Scumbria