Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: wily who wrote (103746)	5/27/2000 11:32:00 PM
From: Scumbria	Read Replies (1) \| Respond to of 186894

Wily, You have to fill in the blanks for me: what is the minimum physical write time for a L2 memory to be practical? I'm not certain, but would assume that a write can be done every cycle. Write access time is not very important for CPU performance. Do you happen to know what the physical write time is for an on-die SRAM cell? Why is off-die SRAM so much slower? On chip memories are fast because they are manufactured in the same leading edge process as the CPU. They also are not limited by having to transfer data across an external bus. This applies to embedded DRAM as well as SRAM. I'm not an SRAM expert, other than as pertains to how it is used in CPU caches. Hope this helps. Scumbria