SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Joe NYC who wrote (113142)5/29/2000 3:27:00 AM
From: Joe NYC  Read Replies (1) | Respond to of 1574664
 
Thread,

Since nobody commented on my repost of the Yahoo post re: AMD presentation at DDR summit, here is something significant that I would like to highlight:

We'll introduce support for DDR memory, and what's very interesting is you can see here that both the host bus and the DDR memory are both operating at the same speeds. They're both operating at 266, or in case of lower performance systems, 200 megahertz, but the significant thing is they're running synchronously.

From a system design point of view this is the path in the architecture of the platform that you want to optimize. You want to make sure that your processor to memory path is the most optimized, most straight through. This is actually very unusual to see. If you look in the path there is always typically a mismatch. Now we have actually addressed this by creating a matched pair. We have two DDR buses running at 266 megahertz, both 64 bits wide.

This allows the north bridge to have a very straightforward low latency path to create high system performance.


Can you say BX class chip cor Athlon? I think this is the reason all the other chipsets fall short of BX: They are not synchronous.

My guess is that 760 will provide bigger boost in performance than Thunderbird will over Athlon classic.

Joe



To: Joe NYC who wrote (113142)5/29/2000 10:12:00 PM
From: EricRR  Read Replies (1) | Respond to of 1574664
 
Are Tbird and Duron mustang cores?

Did anyone notice the inference in this discussion?

I'd like to go over very quickly here some of the elements of our CPU roadmap this year.

We talked about the enhanced Athlon core that we will introduce in this year. We will have several versions, a version that is targeted for the performance desktop space, as well as a version that is targeted for the value space. We have recently introduced the brand of that processor called the AMD Duron. Previously it leaked out our code name, which was Spitfire, and this product will be introduced along with our Athlon version as well coming up here this year. We will also introduce a version of this core that will be optimized for workstations and servers. This will have a very large on chip L2 cache.
In addition we will have a mobile version which we are calling Corvette, which will be optimized for state-of-the-art performance and battery life performance in a mobile
environment.


This clearly implies that duron will have this "enhanced" core. Is there more than one mustang core? Perhaps an early mustang could explain the wild 1.5GHz rumors?