Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Dan3 who wrote (114038)	6/3/2000 6:45:00 PM
From: survivin	Read Replies (2) \| Respond to of 1575423

Three nice articles I couldn't seem to find them at EBN or EETimes, but each contain some nice nuggets. They appear to have been released late last night. Enjoy and have a great weekend all, next week should be fun. AMD loads new MPU ammunition (EBN) "Athlons with on-chip cache will be distinguished from older chips through the use of a "sunburst" logo that reads, 'Performance Enhancing Cache Memory.' 'We decided we didn't want a new name or sub-brand,' Steele said. 'If we create more confusion, that's not helpful. Our OEMs wanted something descriptive, and that's what we came up with.' ... By doing this, AMD reduced the die size of the Duron to just under 105 sq. mm, said Kevin Krewell, an analyst at MicroDesign Resources Inc. (MDR) in Sunnyvale, Calif. The Thunderbird, meanwhile, even with the addition of on-chip cache, used a compact Athlon core to limit the die size increase to 120 sq. mm from 102 sq. mm, according to Krewell. AMD did not disclose die size information for either chip, nor certain features of the Duron, which is shipping but will formally launch later this month. While the Coppermine's 106-sq.-mm die is still cheaper, Krewell estimated that AMD saved $10 per die in production costs by eliminating the printed-circuit board and 350-MHz SRAM. He said that AMD still carries an overall per-chip cost burden of $20 due to die size, yields, and overall capital-equipment costs. 'But there's plenty of room for AMD to be successful from a margin standpoint,' Krewell said." host.cnbc.com AMD spins Athlon die with exclusive L2 cache (EETimes) " 'I think we have had near-flawless execution in the past year,' said Mark Bode, division marketing manager for the company's Athlon unit, based in Austin, Texas. 'AMD today is very different from the AMD of a year ago' " host.cnbc.com Time's running out for Intel's Willamette (EBN) "OEMs need four to five months from when they receive samples to the time they can complete system designs, test and validate platforms, and manufacture initial products. According to this timetable, Intel is already late if it hopes to enable Willamette workstations for even a late-September launch." host.cnbc.com