Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (114093)	6/4/2000 3:20:00 PM
From: Charles R	Read Replies (1) \| Respond to of 1573030

Scumbria, <Certainly applications that are bandwidth limited will get a boost from DDR. I hope we see some DDR systems this week.> Bandwidth limited applications will gain but the contribution from synchronous streamlined memory path should also cut down latencies on regular applications. We are effectively going from 200FSB/133SDRAM to 200FSB/200SDRAM or 266FSB/266SDRAM. We will also know if me missed L2 cache much faster than with the external L2 implementation. Assuming the memory transaction gets initiated after a confirmed L2 miss, the savings here could also be significant. If my assumption are right, we may end up knocking off about 30ns (could be even better) on every memory access. That should be significant for almost any application. Chuck