SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (114233)6/5/2000 1:57:00 AM
From: Scumbria  Read Replies (1) | Respond to of 1577031
 
Paul,

Likewise, the brain-dead journalists will be simply awestruck that the ThumperTurd contains an on-chip 256K L2 cache - and be completely unaware that the Coppermine has had the same on-chip L2 cache for over nine months already !

Actually, this isn't quite true. PIII has a 32K L1 and a 256K inclusive L2. This makes for an effective 256K cache system.

T-Bird has an 128K L1 and a 256K exclusive L2, which provides 384K of effective cache.

In other words, the T-Bird cache is effectively 50% larger than the Coppermine cache.

Scumbria



To: Paul Engel who wrote (114233)6/5/2000 10:35:00 PM
From: Scumbria  Read Replies (1) | Respond to of 1577031
 
Paul,

Intel's upcoming releases, over the next 4 or 5 months, of the Itanium, Timna and Willamette can't be ignored

Make that "Itanium and Willamette can't be ignored".

Uh oh, isn't Itanium less than 1/2 the speed of Willy? Oh well, make that just Willy.

Wait, doesn't Willy use DRDRAM? Make that T-Bird.
;^)

Scumbria


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News