Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (114558)	6/6/2000 10:27:00 AM
From: milo_morai	Respond to of 1572725

Thankyou. I agree that it's better for AMD not to take to many chances and to stick to their roadmap. As we don't want to make any mistakes, as the ANALysts would jump all over us. Milo

To: Scumbria who wrote (114558)	6/6/2000 10:58:00 AM
From: pgerassi	Read Replies (1) \| Respond to of 1572725

Dear Scumbria and Thread: I was just reading the pdf for the Socket A thunderbird: amd.com On page 38 at the bottom it reads that the FID, Frequency ID (read clock multiplier) is sampled from these pins after the PWROK is asserted till RESET# is deasserted. This would mean that overclocking could be done from the motherboard itself via either DIP switches or some non volatile memory read. It also could be done on a warm restart. For example after the CMOS is read and the BIOS could reset the multiplier to whatever is desired. Thus even Abit's Soft Menu could allow us to change the multiplier and the voltage "On The Fly" before any reboot of the OS. The initial setting could be left to the CPU. This allows the end user to overclock but forces the package to report the AMD factory set settings during initial power on. This gets rid of most quick and dirty remarkers which is good for AMD but still allows us, the consumers, to overclock just fine. So the Socket A version is no less and may be an easier overclock than the Slot A versions. Pete PS: The Socket A multipliers range from 5.0 to >= 12.5. Or between 500Mhz to 1.25Ghz on 100Mhz EV-6 (200Mhz DDR) and 633Mhz to 1.67Ghz on 133Mhz EV-6 (266Mhz DDR). Thus at least the Socket A versions will allow for higher clocks than the Slot A versions in the future. Even 2.5Ghz may be possible given 200Mhz EV-6 (400Mhz DDR) as the current defined EV-6 Maximum rate. Also VIDs range from 1.125V to 1.850V in .005V increments.