SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: pgerassi who wrote (114688)6/6/2000 8:47:00 PM
From: Scumbria  Read Replies (1) | Respond to of 1573207
 
Pete,

In this high stakes business, putting 16 eighteen bit comparators on the L2 is not at all unreasonable.

L2 writes should always be prioritized behind reads. If necessary, it is not unreasonable to throw away overflowed castouts from the L1.

In a very aggressive design, the L2 tag compare should begin in parallel with the L1 lookup.

All things considered, the T-Bird L2 cache appears to be a very, very conservative design!

Scumbria


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News