Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: EricRR who wrote (114960)	6/8/2000 2:45:00 PM
From: Tenchusatsu	Respond to of 1571808

Ratbert, <Was he joking?> Yes, I was. As far as I know, Willamette's FPU runs at the main clock speed. Tenchusatsu

To: EricRR who wrote (114960)	6/8/2000 2:56:00 PM
From: Scumbria	Respond to of 1571808

Ratbert, can anyone guess as to what effect the trace cache architecture would have on the performance of server type applications? Would it make L2 cache hits slower? The trace cache will speed up all applications by a significant amount. Athlon has a similar feature, in that it stores partially decoded instructions in the instruction cache. The first instruction lookup is to the trace cache, the second lookup is to the instruction cache, and then the L2 is accessed. The total latency to the L2 is likely somewhat lengthened in Willy, because of the extra lookup stage in the trace cache. Scumbria