Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (115697)	6/13/2000 3:24:00 AM
From: Joe NYC	Respond to of 1572259

Scumbria, It is standard for most memory subsystems to deliver critical word first, to allow the instruction stream to continue as quickly as possible. The critical word is normally 4 bytes. For SDRAM, it doesn't make much difference, since you get full 8 bytes in 1 cycle. But for RDRAM, you get the first 4 bytes in 2 cycles. Theoretically you don't have to wait additional 2 cycles to proceed. I doubt this kind of optimization is built into 820 chipset, but it would be possible for on chip Northbridge. Joe