Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Jim McMannis who wrote (116020)	6/15/2000 4:56:00 PM
From: Elmer	Respond to of 1578501

Re: "No, the part about Coppermine Cellies being Coppermines with half the cache disabled?" Seeing as anyone can buy one, open it up and see for themselves, I will leave it to you to find out for yourself. Of course you'll have to buy a CuMine too to have something to compare it to. Be sure to report back here what you find..... EP

To: Jim McMannis who wrote (116020)	6/15/2000 5:04:00 PM
From: ajbrenner	Read Replies (3) \| Respond to of 1578501

R: "No, the part about Coppermine Cellies being Coppermines with half the cache disabled?" Jim, Apparently Elmer is still "taking issue" on this subject. ajb To: Cirruslvr who wrote (83952) From: Elmer Wednesday, December 22, 1999 12:12 PM ET Reply # of 116025 Re: "This is all the info I have read about exclusive cache " That is a good description of an "exclusive" cache. Thanks. I must take issue though with some of the idle speculation regarding Intel's down binning of CuMines to PIII Celerons. The reason I don't think that will happen is because with the huge demand for both products, there would be no way to meet the PIII Celeron demand using only the CuMine L2 fallout. They simply don't get that many bad parts and despite the rumors, I have good reason to believe the CuMine yields are very good, even by Intel standards. Intel also wouldn't intentionally do wafer starts targeted for Celerons using the larger die because it's just a waste of silicon. They'll design a smaller die to reduce costs.